Achieves high -speed communication cycle and CPU software reduction FPGA board
Fuji Soft Co., Ltd.
About This Product
The IP core is a product that can reduce the high -speed communication cycle and CPU software load in the device control system that is considering the adoption of industrial Ethernet (open net). By installing SOC FPGA together with user logic, you can install the main control function with one chip.
ASSP development platform equipped with NDR ® Cyclone® SOC FPGA, a platform for high -performance industrial equipment, Intel® MAX® 10 FPGA, a platform for industrial equipment for industrial equipment, Intel® MAX® 10 FPGA Main I prepared it.
-
Product
Achieves high -speed communication cycle and CPU software reduction FPGA board
-
Handling Company
Fuji Soft Co., Ltd.
3 Models of Achieves high -speed communication cycle and CPU software reduction FPGA board
Items marked with have different values depending on the model number.
Click on the part number for more information about each product
| Product Image | Part Number | Price (excluding tax) |
|---|---|---|
|
|
Zeke |
Available upon quote |
|
|
OSCAR |
Available upon quote |
|
|
Rufe |
Available upon quote |
Click on the part number for more information about each product
Customers who viewed this product also viewed
Other products of Fuji Soft Co., Ltd.
View more products of Fuji Soft Co., Ltd.
About Company Handling This Product
- Japan
- Since 1970
- 9,570 employees